June 15, 2012



LM5051

Low Side OR-ing FET Controller

General Description

The LM5051 Low Side OR-ing FET Controller operates in conjunction with an external MOSFET as an ideal diode rectifier when connected in series with a power source. This OR-ing controller allows MOSFETs to replace diode rectifiers in power distribution networks thus reducing both power loss and voltage drops.

The LM5051 controller provides gate drive for an external N-Channel MOSFET and a fast response comparator to turn off the FET when current flows in the reverse direction. The LM5051 can connect power supplies ranging from -6V to -100V and can withstand transients up to -100V.

The LM5051 also provides a FET test diagnostic mode which allows the system controller to test for shorted MOSFETs.

Typical Application Circuits

Features


- Wide operating input voltage range: -6V to -100V
- -100V Transient Capability
- Gate drive for external N-Channel MOSFET
- MOSFET diagnostic test mode
- Fast 50ns response to current reversal
- 2A peak gate turn-off current
- Package: SOIC-8 Narrow

Applications

■ Active OR-ing of Redundant (N+1) Power Supplies

GND GND LINE Shutdowr OFF vcc LM5051 LOAD nFGD Statu INN GATE INP/VSS -Vout -48V 30147701


FIGURE 1. Full Application with MOSFET Diagnostic





LM5051

Connection Diagram



Device Pin 5 (INP) is internally connected to Device Pin 7 (VSS)

LM5051MA 8-Lead SOIC NARROW Package NS Package Number M08A

Ordering Information

Order Number	Package Type	Package Marking	Supplied As	
LM5051MA	SOIC-8 Narrow	L5051 MA	Rail of 95	
LM5051MAE	SOIC-8 Narrow	L5051 MA	Reel of 250	
LM5051MAX	SOIC-8 Narrow	L5051 MA	Reel of 2500	

Pin Descriptions

Pin #	Name	Function		
1	LINE	Power supply pin to bias the internal 12V zener shunt regulato the VCC pin through an internal 50 k Ω (typical) series resistor. S Application Information		
2	VCC	Connection to the internal 12V zener shunt voltage regulator. Bypass this pin with minimum 0.1μ F capacitor to the VSS pin. This pin can be biased via an external resistor rather than via the internal resistor from the LINE pin (pin 1). See Application Information.		
3	OFF	FET Test Mode control input. Logic low or open state at the OFF pin will deactivate the FET Test Mode and allow normal operation. A logic high state at the OFF pin will pull the GATE pin low and turn off the external MOSFET. If the body diode forward voltage of the MOSFET (from source to drain) is greater than 260mV the nFGD pin will indicate that the MOSFET is not shorted by pulling to the active low state.		
4	nFGD	Open drain output for the FET Test circuit. An active low state on nFGD indicates that the forward voltage (from source to drain) of the external MOSFET is greater than 260 mV typical. The nFGD pin requires an external pull-up resistor to a voltage not higher than VSS + 5.5V.		
5	INP/VSS	See device Pin 7.		
6	INN	Voltage sense connection to the external MOSFET Drain pin		
7	INP/VSS	Internally connected to device Pin 5. Negative supply voltage connection and MOSFET voltage sense connected to the external MOSFET common source connection. All device voltages and currents are referenced to this pin, unless otherwise stated. See <i>INP/VSS PINS</i>		
8	GATE	Connection to the external MOSFET Gate.		

Absolute Maximum Ratings (Note 1)

Operating Ratings (Note 1)

LINE Pin to INP/VSS INN Pin to INP/VSS OFF Pin to INP/VSS VCC Pin Sink to INP/VSS nFGD Pin to INP/VSS (Off) Storage Temperature Range ESD (HBM) (<i>Note 2</i>)	-0.3V to 103V -2V to 103V -0.3V to 7V -0.1mA to 20mA -0.3V to 7V -65°C to 150°C ±2 kV	Relative to VSS pin LINE Pin Voltage INN Pin Voltage VCC Pin Current OFF Pin Voltage nFGD Voltage (Off) nFGD Sink Current (On)	36V to 100V -1V to 100V 1 mA to 10 mA 0.0V to 5.0V 0.0V to 5.0V 0 mA to 2 mA
ESD (HBM) (<i>Note 2</i>) Peak Reflow Temperature (<i>Note 3</i>)	±2 kV 260°C, 30sec	Junction Temperature Range (T_J)	-40°C to +125°C

Electrical Characteristics Limits in standard type are for $T_J = 25^{\circ}C$ only; limits in **boldface type** apply over the operating junction temperature (T_J) range of -40°C to +125°C. Minimum and Maximum limits are guaranteed through test, design, or statistical correlation. Typical values represent the most likely parametric norm at $T_J = 25^{\circ}C$, and are provided for reference purposes only. Unless otherwise stated all conditions and measurements are referenced to device pin 7 (INP/VSS), and the following conditions apply: V_{LINE} = 48.0V, V_{INN} = -150 mV, V_{OFF} = 0.0V, C_{GATE} = 47 nF, C_{VCC} = 0.1 µF, and T_J = 25°C.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
NE Pin						
I _{LINE}	LINE Pin current	V _{LINE} = 48.0V VCC Pin = Open	-	690	780	μA
C Pin					· · · · ·	
VCC	Operating Voltage Range	LINE Pin = Open	4.50	-	V _z	V
V	VCC Shunt Zonor Voltago	I _{VCC} = 2 mA	11.9	13.0	14.3	v
Vz	VCC Shunt Zener Voltage	I _{VCC} = 10 mA	12.5	13.5	14.5	
ΔV_Z	Shunt Zener Regulation	I _{VCC} = 2 mA to 10 mA	-	0.50	1.11	V
I	Quere ha Quere et	$V_{VCC} = V_Z - 100 \text{mV}$	-	1.0	1.50	mA
I _{VCC}	Supply Current	$V_{VCC} = 5.0V$	-	0.4	1.10	
N Pin						
		$V_{INN} = 0.0V$	-	3.1	-	μA
I _{INN}	INN Pin Current	V _{INN} = 90V	-	0.04	-	
ATE	•				••	
	GATE Charge Current	$V_{GATE} = 5.5V$ $V_{INN} = -150mV$	0.28	0.66	0.95	mA
I _{GATE}		V _{GATE} = 5.5V	2.4	3.5	-	A
	GATE Discharge Current	V _{INN} = -150 mV to +300 mV				
		t ≤ 10 ms				
		$V_{LINE} = 48.0V$	-	13.0	-	V
V_{GATE}	GATE Pin High Voltage	V _{VCC} = 10.25V, LINE = Open	9.98	10.2	-	
		V _{VCC} = 5.0V, LINE= Open	4.70	4.95	-	
$V_{SD(REV)}$	Reverse Threshold	V _{INN} going negative until Gate Drive Turns ON	-112.2	-45	+11.4	mV
$\Delta V_{SD(REV)}$	Reverse Threshold Hysteresis	V _{INN} going positive from V _{SD(REV)} Threshold until Gate Drive Turns OFF	-	50	-	mV
V _{SD(REG)}	Regulated V _{INP/VSS} to V _{INN} Threshold		-10.8	12	30.8	mV
t _{GATE(REV)}	Gate Capacitance Discharge Time at Forward to Reverse Transition See <i>Figure 5</i>	C _{GATE} = 0 (<i>Note 4</i>)	-	34	50	ns
		C _{GATE} = 10 nF (<i>Note 4</i>)	-	60	-	
		C _{GATE} = 47 nF (<i>Note 4</i>)	-	90	230	

LM5051

-
S
0
S
5
_

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{GATE(OFF)}	Gate Capacitance Discharge Time at OFF pin Low to High Transition See <i>Figure 4</i>	C _{GATE} = 47 nF (<i>Note 5</i>)	-	120	-	ns
F Pin						
V _{OFF(IH)}	OFF Input High Threshold Voltage	V _{INN} = -400 mV V _{OFF} Rising until Gate is Low	1.28	1.50	1.65	V
V _{OFF(IL)}	OFF Input Low Threshold Voltage	V _{INN} = -400 mV V _{OFF} Falling until Gate is High	-	1.48	1.48 -	
ΔV_{OFF}	OFF Threshold Voltage Hysteresis	V _{OFF(IH)} - V _{OFF(IL)}	-	20	-	mV
I _{OFF(IH)}	OFF Pin Internal Pull-down	$V_{OFF} = 5.0V$	-	4.6	6.00	μA
I _{OFF(IL)}		$V_{OFF} = 0.0V$	-	-0.03	-	μA
T Test Comp	parator	•				
V _{SD(TST)}	FET Test Threshold Voltage V _{INP} - V _{INN}	$V_{OFF} = 5.0V$ $V_{INN/VSS}$ going negative from V_{INP} until nFGD pin goes Hi-Z	-360	-260	-183	mV
$\Delta V_{SD(TST)}$	FET Test Threshold Voltage Hysteresis	$V_{OFF} = 5.0V$ V_{INN} going positve from V_{SDT} _(ST) until nFGD pin goes Lo-Z	-	6.5	-	mV
GD Pin						
nFGD _{VOL}	nFGD Output Low Voltage nFGD Output = On	$V_{OFF} = 5V$ $I_{nFGD} = 1mA$ Sinking	-	285	450	mV
nFGD _{IOL}	nFGD Output Leakage Current nFGD Output = Off	$V_{OFF} = 0V$ $V_{nFGD} = 5.0V$	-	0.01	0.7	μA


Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur, including in-operability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. Operating Range conditions indicate the conditions at which the device is functional and the device should not be operated beyond such conditions. For guaranteed specifications and conditions, see the Electrical Characteristics table.

Note 2: The Human Body Model (HBM) is a 100 pF capacitor discharged through a 1.5 kΩ resistor into each pin. Applicable test standard is JESD-22-A114-C. Note 3: For soldering specifications see the LM5051 Product Folder at www.national.com, general information at www.national.com/analog/packaging/, and reflow information at www.national.com/ms/MS/MS-SOLDERING.pdf .

Note 4: Time from V_{INN} voltage transition from -200 mV to +500 mV until Gate pin voltage falls to \leq 1.00V. See *Figure 5*


Note 5: Time from V_{OFF} voltage transition from 0.0V to 5.0V until GATE pin voltage falls to \leq 1.0V. See *Figure 6*

Note 6: Measurement of V_{GATE} voltage includes 1 $\text{M}\Omega$ loading to the INP/VSS pin.



30147711

FIGURE 3. V_{SD(REV)} Threshold Definitions









FIGURE 5. Gate Off Timing for $V_{SD(REV)}$ Transition







LM5051

Typical Performance Characteristics

Unless otherwise stated: All conditions and measurements are referenced to device pin 7 (INP/VSS), V_{LINE} = 48V, V_{OFF} = 0.0V, $V_{\rm INN}$ = -150 mV, $C_{\rm VCC}$ = 0.1 $\mu F,\,C_{\rm GATE}$ = 47 nF, and $T_{\rm J}$ = 25°C




GATE Discharge Time, $t_{GATE(REV)}$, $C_{GATE} = 47 \text{ nF}$




30147735

Gate Discharge Time vs Temperature




30147737


 I_{GATE} Charge Current vs Temperature, $V_{GATE} = 5.5V$




I_{GATE} Discharge Current vs Temperature, V_{GATE} = 5.5V




Gate Discharge Time vs C_{GATE}






LM5051







Applications Information

FUNCTIONAL DESCRIPTION

Systems that require high availability often use multiple, parallel-connected redundant power supplies to improve reliability. Schottky OR-ing diodes are typically used to connect these redundant power supplies to a common point at the load. The disadvantage of using OR-ing diodes is the forward voltage drop, which reduces the available voltage, and the associated power losses as load currents increase. Using an N-channel MOSFET to replace the OR-ing diode requires a small increase in the level of complexity, but reduces, or eliminates, the need for diode heat sinks or large thermal copper area in circuit board layouts for high power applications.





FIGURE 7. Traditional OR-ing with Diodes

The LM5051 is a negative voltage (i.e. low-side) OR-ing controller that will drive an external N-channel MOSFET to replace an OR-ing diode. The voltage across the MOSFET source and drain pins is monitored by the LM5051 at the IN and OUT pins, while the GATE pin drives the MOSFET to control its operation based on the monitored source-drain voltage. The resulting behavior is that of an ideal rectifier with source and drain pins of the MOSFET acting as the anode and cathode pins of a diode respectively.



INP/VSS PINS

The INP input is internally connected to the both device pin 5 and 7. Typical applications will use device pin 7 only, with a single common connection to the source connection of the N-Channel MOSFET array.

If pins 5 and 7 are both used, it is recommended that the two pins be externally connected together at the package, with a single common connection routed to the source connection of the N-Channel MOSFET array. Current should not be allowed flow through the internal connection between pin 5 and pin 7.

INN and GATE PINS

When power is initially applied, the load current will flow from source to drain through the body diode of the MOSFET. The resulting voltage across the body diode will be detected across the LM5051 INN and INP/VSS pins which then begins charging the MOSFET gate through a 0.66 mA (typical) current source.

The LM5051 is designed to regulate the MOSFET gate to source voltage if the voltage across the MOSFET source and drain pins falls below the V_{SD(REG)} voltage of 20 mV (typical). If the MOSFET current decreases to the point that the voltage across the MOSFET falls below the V_{SD(REG)} voltage regulation point of 12 mV (typical), the GATE pin voltage will be decreased until the voltage across the MOSFET is regulated at 12 mV (typical). If the drain to source voltage is greater thanV_{SD(REG)} voltage the gate voltage will increase.




FIGURE 9. $\rm V_{SD}$ and $\rm V_{GATE}$ vs $\rm I_{LOAD}$ with IRF7495PDF

When the power supply voltages are within a few milli-volts of each other, this regulation method ensures that the load current transitions between them without any abrupt on and off oscillations. The current flowing through the MOSFET in each OR-ing circuit depends on the $R_{DS(ON)}$ of the MOSFETs, how close the power supply voltages are set, and the load regulation of the supplies.

If the MOSFET current reverses, possibly due to failure of the input supply, such that the voltage across the LM5051 INN pin is 5 mV (typical) more positive than INP/VSS pin (V_{SD(REV)} + Δ V_{SD(REV)}) the LM5051 will quickly discharge the MOSFET gate through a strong GATE pin to INP/VSS pin discharge path. A reverse current though the MOSFET is required to turn the gate drive off. If a single operating supply is removed from the OR-ing array, the gate drive will not be dis-

charged since there is no reverse current through the MOS-FET to trip the reverse comparator.

If the input supply fails abruptly, as would occur if the supply was shorted directly to ground, a reverse current will temporarily flow through the MOSFET until the gate can be fully discharged. This reverse current is sourced from the load capacitance and from the parallel connected supplies. The LM5051 responds to a voltage reversal condition typically within 34 ns. The actual time required to turn off the MOSFET will depend on the charge held by gate capacitance of the MOSFET being used. A MOSFET with 47 nF of effective gate capacitance can be turned off in typically 90 ns. This fast turnoff time minimizes voltage disturbances at the output, as well as the current transients from the redundant supplies.

OFF PIN

The OFF pin is used to disable the active OR-ing control circuitry, and to discharge the MOSFET Gate. The OFF pin has an internal pull-down (4.6 μ A typical) which will, by default, keep the active OR-ing control circuitry enabled. If the OFF pin function is not needed, this pin can be left open or connected to the INP/VSS pin. Pulling the OFF pin above the V_{OFF(IH)} threshold of 1.50V (typical) will disable the active OR-ing control circuitry and discharge the MOSFET Gate. The V_{OFF} threshold has a typical hysteresis of 20mV. It is recommended that the OFF pin be pulled cleanly, and promptly, through the V_{OFF(IH)} threshold region to prevent any aberrant behavior. The OFF pin must not be pulled higher than 5.5V above the INP/VSS pin.

nFGD PIN

The nFGD pin is an open Drain output pin and is controlled by status of the Forward comparator. When the voltage on INN pin is more negative than the $V_{SD(TST)}$ threshold voltage (285 mV typical) the nFGD pin will conduct current to the INP/ VSS pin. During normal Active OR-ing, when the MOSFET is ON, the INN pin voltage should be less than approximately -100mV and the nFGD pin will be logic high. When the MOS-FET is OFF and current is flowing through the body diode of the MOSFET, the INN pin voltage will be approximately -600 mV and the nFGD pin will be logic low.

Several factors can prevent the nFGD pin from indicating that the external MOSFET is operating normally. If the LM5051 is used to connect parallel, redundant power supplies, one of the connected supplies may hold the INP/VSS pin voltage close enough to the LM5051 INN pin voltage that the $V_{SD(TST)}$ threshold is not exceeded. Additionally, operating with a high output capacitance value and low output load current may require a significant amount of time before the output load capacitance is discharged to the point where the $V_{SD(TST)}$ threshold is crossed and the nFGD pin switches.

The status of the nFGD pin does not depend on the status of the OFF pin. The status of the nFGD pin depends only on the voltage at the INN pin relative to the INP/VSS pin being above, or below, the $V_{SD(TST)}$ threshold voltage.

The nFGD output pin requires pull-up to an external voltage source, and must not be pulled higher than 5.5V above the INP/VSS pin. It is recommended that the nFGD pin is not required to sink more than 2mA.

VCC PIN

The VCC pin is connected to the cathode of the internal shunt (zener) voltage regulator. The anode of the shunt regulator is connected to the INP/VSS pin. The VCC pin provides bias for internal circuitry, as well as gate drive to the external MOS- FET. The VCC pin should always be bypassed with a 0.1 μF ceramic capacitor to the INP/VSS pin.

Typically, the VCC pin is biased from the LINE pin, through the internal 50 k Ω series resistor, when the available V_{LINE} voltage is not less than the 36V minimum operating voltage.

If the available LINE voltage is less than less than the 36V minimum operating voltage the VCC pin can be biased through the use of an external resistor to an appropriate bias supply that is referenced to the INP/VSS pin.

A minimum VCC pin bias current of 1 mA is recommended, with a recommended 10 mA maximum.

A design example for calculating the external resistor where the VCC pin will be biased from an 18V to 36V supply (relative to the INP/VSS pin):

$$R_{BIAS} = (V_{BIAS(MIN)} - V_Z) / I_{BIAS(MIN)}$$
$$R_{BIAS} = (18V - 13V) / 1 mA$$
$$R_{BIAS} = 5.0 k\Omega$$

Next, using the calculated $\mathsf{R}_{\mathsf{BIAS}}$ resistor value, verify that the VCC pin current will be no more than 10mA at the maximum $\mathsf{V}_{\mathsf{BIAS}}$ voltage:

$$ICC = (V_{BIAS(MAX)} - 13V) / R_{BIAS}$$
$$ICC = (36V - 13V) / 5.0 \text{ k}\Omega$$
$$ICC = 4.6 \text{ mA}$$

Since the calculated 4.6 mA is less than the 10 mA maximum, the 5 $k\Omega$ value for R_{BIAS} is acceptable.




FIGURE 10. Using an External Resistor to Bias the VCC Pin

Alternately, an external bias supply can be connected directly to the VCC pin, as long as the applied voltage is below the minimum V_z breakdown voltage (11.9V) and above the minimum VCC operating voltage (4.50V). In this case, it is important to pay close attention to the V_{GS} rating of the external MOSFET as the gate drive voltage will be affected by the lower voltage on the VCC pin.





FIGURE 11. Using an External Zener to Bias the VCC Pin

In the case where the OFF pin is high (i.e. OR-ing is disabled, and the Gate is discharged) and the voltage at the INN pin is more negative than the V_{SD(REV)} threshold voltage the internal current increases, and the voltage on the VCC pin may drop. Since the LM5051 is in the OFF state, this voltage drop does not affect any operation. However, when the OFF pin is taken low to resume normal operation, the initial Gate charge time may be extended slightly if the capacitor on the VCC pin has not had adequate time to fully recharge through either the external R_{BIAS} resistor, or through the internal 50 k Ω resistor.



30147751

FIGURE 12. V_{CC} and V_{GATE} vs V_{OFF} , $V_{INN} = -100 \text{ mV}$

HIGH SIDE OR-ing

Because the INP and VSS functions are internally connected, the LM5051 cannot be configured as a High-Side (i.e. Positive) OR-ing controller. Please refer to the LM5050-1 and LM5050-2 High-Side OR-ing controllers.

MOSFET FAILURE

Typically, the INN pin maximum negative voltage will be defined by the body diode of the external MOSFET. In the even that the external MOSFET has a catastrophic failure that results in an open body diode, the voltage between the INP/VSS pin and the INN pin may cause current through the LM5051 substrate diode at the INN pin. The voltage at the INN pin must be limited to a safe level (-1V) to prevent damage to the LM5051. The voltage on the INN pin can be limited with the use of a Schottky diode and a current limiting resistor. Note that the power dissipation of the current limiting resistor should allow for any anticipated worst case condition. See *Figure 13*




FIGURE 13. Protecting the INN Pin

SHORT CIRCUIT FAILURE OF AN INPUT SUPPLY

An abrupt zero ohm short circuit across the input supply will cause the highest possible reverse current to flow while the internal LM5051 control circuitry discharges the gate of the MOSFET. During this time, the reverse current is limited only by the $R_{DS(ON)}$ of the MOSFET, along with parasitic wiring resistances and inductances. Worst case instantaneous reverse current would be limited to:

$I_{D(REV)} = (V_{OUT} - V_{IN}) / R_{DS(ON)}$

The internal Reverse Comparator will react, and will start the process of discharging the Gate, when the reverse current reaches:

$I_{D(REV)} = V_{SD(REV)} / R_{DS(ON)}$

When the MOSFET is finally switched off, the energy stored in the parasitic wiring inductances will be transferred to the rest of the circuit.




FIGURE 14. Input Supply Fault Transients

MOSFET SELECTION

The important MOSFET electrical parameters are the maximum continuous Drain current I_D, the maximum Source current (i.e. body diode), the maximum drain-to-source voltage V_{DS(MAX)}, the gate-to-source threshold voltage V_{GS(TH)}, the drain-to-source reverse breakdown voltage V_{(BR)DSS}, and the drain-to-source On resistance R_{DS(ON)}.

The maximum continuous drain current, I_D , rating must be exceed the maximum continuous load current. The rating for the maximum current through the body diode, I_S , is typically rated the same as, or slightly higher than the drain current, but body diode current only flows while the MOSFET gate is being charged to $V_{GS(TH)}$:

The maximum drain-to-source voltage, $V_{\text{DS}(\text{MAX})}$, must be high enough to withstand the highest differential voltage seen in the application. This would include any anticipated fault conditions.

The drain-to-source reverse breakdown voltage, $V_{(BR)DSS}$, may provide some transient protection to the OUT pin in low voltage applications by allowing conduction back to the IN pin during positive transients at the OUT pin.

The gate-to-source threshold voltage, $V_{\rm GS(TH)},$ should be compatible with the LM5051 gate drive capabilities. Logic level MOSFETs are recommended, but sub-Logic level MOSFETs can also be used.

The dominate MOSFET loss for the LM5051 active OR-ing controller is conduction loss due to source-to-drain current to the output load, and the $R_{DS(ON)}$ of the MOSFET. This conduction loss could be reduced by using a MOSFET with the lowest possible $R_{DS(ON)}$. However, contrary to popular belief, arbitrarily selecting a MOSFET based solely on having low may not always give desirable results for several rea-

 $_{R_{DS(ON)}}$ may not always give desirable results for several reasons:

1) Reverse transition detection. Higher ${\rm R}_{\rm DS(ON)}$ will provide increased voltage information to the LM5051 Reverse Comparator at a lower reverse current level. This will give an earlier MOSFET turn-off condition should the input voltage become shorted to ground. This will minimize any disturbance of the redundant bus.

2) Reverse current leakage. In cases where multiple input supplies are closely matched it may be possible for some small current to flow continuously through the MOSFET drain to source (i.e. reverse) without activating the LM5051 Reverse Comparator. Higher R_{DS(ON)} will reduce this reverse current level.

3) Cost. Generally, as the R_{DS(ON)} rating goes lower, the cost of the MOSFET goes higher.

Selecting a MOSFET with an R_{DS(ON)} that is too large will result in excessive power dissipation.

As a guideline, it is suggest that R_{DS(ON)} be selected to provide at least 20 mV, and no more than 100 mV, at the nominal load current.


$(20 \text{ mV} / \text{I}_{\text{D}}) \leq \text{R}_{\text{DS(ON)}} \leq (100 \text{mV} / \text{I}_{\text{D}})$


The thermal resistance of the MOSFET package should also be considered against the anticipated dissipation in the MOS-FET in order to ensure that the junction temperature (T_{ij}) is reasonably well controlled, since the $\mathsf{R}_{\mathsf{DS}(\mathsf{ON})}$ of the MOSFET increases as the junction temperature increases.

$$P_{DISS} = I_D^2 \times (R_{DS(ON)})$$

Operating with a maximum ambient temperature (T_{A(MAX)}) of 35°C, a load current of 10A, and an $R_{DS(ON)}$ of 10 m $\Omega,$ and desiring to keep the junction temperature under 100°C, the maximum junction-to-ambient thermal resistance rating (θ_{IA}) would need to be:

$$\begin{split} \theta_{JA} &\leq (T_{J(MAX)} - T_{A(MAX)}) / (I_D^2 \ x \ R_{DS(ON)}) \\ \theta_{JA} &\leq (100^\circ \text{C} - 35^\circ \text{C}) / (10A \ x \ 10A \ x \ 0.01\Omega) \\ \theta_{JA} &\leq 65^\circ \text{C} / \text{W} \end{split}$$





Notes

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Mobile Processors	www.ti.com/omap		
Wireless Connectivity	www.ti.com/wirelessconnectivity		
	TI 505 0		

TI E2E Community Home Page

e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated